From https://atavi.com/, 1 Week ago, written in Verilog.
This paste is a reply to 88i from 88i
- view diff
Embed
  1. Your paste - Paste your paste here