From valley.Md, 6 Days ago, written in SystemVerilog IEEE 1800-2009(draft8).
  1. Your paste - Paste your paste here